A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.

A guide on how to write basic FPGA programming in VHDL and its implementation. This targeted the one who has no experience with Vivado.